SYNERGY POLYTECHNIC, BBSR

The Lesson Plan	STREET POLY	TECHNIC, BBSK
Descipline:CSE	Semester:3rd	Name of the Teaching Faculty:Saswati sanghamitra Pradhan
Subject:DIGITAL ELECTRONICS	No of Days/per week class allotted:4	Semester from Date: 1.7.m to Date: 18 1/100/
Week	Class Day	Theory/Practical Topics
		Unit-1: Basics of Digital Electronics Number System-Binary, Octal, Decimal, Hexadecimal - Conversion from one system to
	1st	another number system. Arithmetic Operation-Addition, Subtraction, Multiplication,
	2-4	Division, 1"s & 2"s complement of Binary numbers&
1st	2nd	Subtraction using complements method
	3rd	Digital Code & its application & distinguish between weighted & non-weight Code, Binary codes, excess-3 and Gray codes.
-		Logic gates: AND,OR,NOT,NAND,NOR, Exclusive-OR, Exclusive-
	4th	NORSymbol, Function, expression, truth table & timing diagram
	1st	Universal Gates& its Realisation
		Boolean algebra, Boolean expressions, Demorgan"s
	2nd	Theorems
2nd	3rd	Represent Logic Expression: SOP & POS forms
, ,	// ···	Karnaugh map (3 & 4 Variables)&Minimization of logical
	4th	expressions ,don"t care conditions
	5th	Revision/Numericals Karnaugh map (3 & 4 Variables)&Minimization of logical
	1st	expressions ,don"t care conditions
		Karnaugh map (3 & 4 Variables)&Minimization of logical
	2nd	expressions ,don"t care conditions
3rd	· · · · · · · · · · · · · · · · · · ·	Karnaugh map (3 & 4 Variables)&Minimization of logical
n V	3rd	expressions ,don"t care conditions
2 T 4		karnaugn map (3 & 4 variables)&iviinimization of logical expressions ,don"t care conditions
		Revision/Numericals
	501	Unit-2: Combinational Logic Circuits
4th	1st	Half adder, Full adder
		Half Subtractor, Full Subtractor
	3rd	Serial and Parallel Binary 4 bit adder.
	4th	Multiplexer (4:1), De- multiplexer (1:4),
		Revision/Numericals
5th	1st	Decoder, Encoder,
		Digital comparator (3 Bit)
	1	Seven segment Decoder (Definition, relevance, gate level of
		circuit Logic circuit, truth table, Applications of above) Seven segment Decoder (Definition, relevance, gate level of
	4th	circuit Logic circuit, truth table, Applications of above)
	5th	Revision/Numericals

Saswali S Bradhan
Sign of Faculty 11/06/2014

HOD TIC/2014

Spelmill 24 Principal

SYNERGY POLYTECHNIC, BBSR

The Lesson Plan		
Descipline:CSE	Semester:3rd	Name of the Teaching Faculty: Saswati sanghamitra Pradhan
Subject:DIGITAL ELECTRONICS	No of Days/per week class allotted:4	Semester from Date: to Date: 19:11:29 No of Weeks:15
Week	Class Day	Theory/Practical Topics
	1st	Revision/Numericals
	2nd	Revision/Numericals
1st	3rd	Revision/Numericals
	4th	Revision/Numericals
	5th	Revision/Numericals
	1	Unit-3: Sequential logic Circuits
*	1st	Principle of flip-flops operation, its Types,
	2nd	SR Flip Flop using NAND, NOR Latch (un clocked)
2-4		Clocked SR,D,JK,T,JK Master Slave flip-flops-Symbol, logic
2nd	3rd	Circuit, truth table and applications
1 -		Clocked SR,D,JK,T,JK Master Slave flip-flops-Symbol, logic
	4th	Circuit, truth table and applications
	5th	Revision/Numericals
		Clocked SR,D,JK,T,JK Master Slave flip-flops-Symbol, logic
	1st	Circuit, truth table and applications
		Clocked SR,D,JK,T,JK Master Slave flip-flops-Symbol, logic
	2nd	Circuit, truth table and applications
3rd		Clocked SR,D,JK,T,JK Master Slave flip-flops-Symbol, logic
	3rd	Circuit, truth table and applications
		Clocked SR,D,JK,T,JK Master Slave flip-flops-Symbol, logic
	4th	Circuit, truth table and applications
	5th	Revision/Numericals
4th	1st	Concept of Racing and how it can be avoided.
	2nd	Concept of Racing and how it can be avoided.
	3rd	Revision/Numericals
	4th	Revision/Numericals
	5th	Revision/Numericals
5th	1st	Unit-4: Registers, Memories & PLD
		Shift Registers-Serial in Serial -out, Serial- in Parallel-out,
	2nd	Parallel in serial out and Parallel in parallel out
	3rd	Universal shift registers-Applications.
	4th	Types of Counter & applications
	5th	Revision/Numericals

Saewati S Rudhan Sign of Faculty 11/06/2014

HOD HELDERY

Principal

SYNERGY POLYTECHNIC, BBSR

Lesson Plan cipline:CSE	Semester:3rd	Name of the Teaching Faculty: Saswati sanghamitra Pradhan
cipinie.Gc		
ject:DIGITAL ELECTRONICS	No of Days/per week class	Semester from Date: 18 11, my No
	allotted:4	of Weeks:15
ek	Class Day	Theory/Practical Topics
/		at a second of the second seco
1	1	Binary counter, Asynchronous ripple counter (UP & DOWN),
	1st	Decade counter. Synchronous counter, Ring Counter.
		Language (LID & DOW/N)
		Binary counter, Asynchronous ripple counter (UP & DOWN),
1st	2nd	Decade counter. Synchronous counter, Ring Counter.
		Concept of memories-RAM, ROM, static RAM, dynamic
	3rd	RAM,PS RAM
		Concept of memories-RAM, ROM, static RAM, dynamic
	4th	RAM,PS RAM
	5th	Revision/Numericals
	1st	Basic concept of PLD & applications
		Unit-5: A/D and D/A Converters
	2nd	Necessity of A/D and D/A converters.
2nd	3rd	D/A conversion using weighted resistors methods
		D/A conversion using R-2R ladder (Weighted resistors)
	4th	network.
•	5th	Revision/Numericals
	1st	A/D conversion using counter method.
	2nd	A/D conversion using counter method.
Brd	3rd	A/D conversion using Successive approximate method
	4th	A/D conversion using counter method.
4) 2	5th	Revision/Numericals
		Unit-6: LOGIC FAMILIES
		Various logic families &categories according to the IC
	1st	fabrication process
		Various logic families &categories according to the IC
	2nd	fabrication process
4th		Various logic families &categories according to the IC
	3rd	fabrication process
		Characteristics of Digital ICa Branagation Daloy for out for
*	-	Characteristics of Digital ICs- Propagation Delay, fan-out, fan-
		in, Power Dissipation, Noise Margin, Power Supply
	4th	requirement &Speed with Reference to logic families.
	5th	Revision/Numericals
	1	Characteristics of Digital ICs Brangation Dolay fan out fan
		Characteristics of Digital ICs- Propagation Delay, fan-out, fan- in, Power Dissipation ,Noise Margin ,Power Supply
	1.04	
	1st	requirement &Speed with Reference to logic families.
		Characteristics of Digital ICs. Propagation Dolay, fan out fan
		Characteristics of Digital ICs- Propagation Delay, fan-out, fan-
5th	2nd	in, Power Dissipation , Noise Margin , Power Supply
	2nd	requirement &Speed with Reference to logic families.
	2-4	Features, circuit operation &various applications of
	3rd	TTL(NAND), CMOS (NAND & NOR)

l		?
		Features, circuit operation &various applications of
•	4th	TTL(NAND), CMOS (NAND & NOR)
		Features, circuit operation &various applications of
5th	Stn	TTL(NAND), CMOS (NAND & NOR)
Saswati & Radhan	0,0	\cap .

Sawahi & Radhan Sign of Faculty 11/06/2024

HOD 11/6/2029

Principal "16124